TNY263-268
core size and design (continuous or discontinuous), ef ?ciency,
minimum speci?ed input voltage, input storage capacitance,
output voltage, output diode forward drop, etc., and can be
different from the values shown in Table 1.
The voltage rating of a resistor should be considered for the
undervoltage detect (Figure 15: R2, R3) resistors. For 1/4 W
resistors, the voltage rating is typically 200 V continuous,
whereas for 1/2 W resistors the rating is typically 400 V
continuous.
Audible Noise
The TinySwitch-II practically eliminates any transformer audio
noise using simple ordinary varnished transformer construction.
No gluing of the cores is needed. The audio noise reduction is
accomplished by the TinySwitch-II controller reducing the
current limit in discrete steps as the load is reduced. This
minimizes the ?ux density in the transformer when switching at
Y-Capacitor
The placement of the Y-capacitor should be directly from the
primary bulk capacitor positive rail to the common/return
terminal on the secondary side. Such placement will maximize
the EMI bene?t of the Y-capacitor and avoid problems in
common-mode surge testing.
audio frequencies.
Optocoupler
Worst Case EMI & Ef ?ciency Measurement
Since identical TinySwitch-II supplies may operate at several
different frequencies under the same load and line conditions,
care must be taken to ensure that measurements are made
under worst case conditions. When measuring ef ?ciency or
EMI verify that the TinySwitch-II is operating at maximum
frequency and that measurements are made at both low and
high line input voltages to ensure the worst case result is
It is important to maintain the minimum circuit path from the
optocoupler transistor to the TinySwitch-II EN/UV and
SOURCE pins to minimize noise coupling.
The EN/UV pin connection to the optocoupler should be kept
to an absolute minimum (less than 12.7 mm or 0.5 in.), and
this connection should be kept away from the DRAIN pin
(minimum of 5.1 mm or 0.2 in.).
obtained.
Output Diode
Layout
Single Point Grounding
Use a single point ground connection at the SOURCE pin for
the BYPASS pin capacitor and the Input Filter Capacitor
(see Figure 17).
Primary Loop Area
The area of the primary loop that connects the input ?lter
capacitor, transformer primary and TinySwitch-II together
should be kept as small as possible.
Primary Clamp Circuit
A clamp is used to limit peak voltage on the DRAIN pin at turn-
off. This can be achieved by using an RCD clamp (as shown
in Figure 14). A Zener and diode clamp (200 V) across the
primary or a single 550 V Zener clamp from DRAIN to
SOURCE can also be used. In all cases care should be taken
to minimize the circuit path from the clamp components to the
transformer and TinySwitch-II.
Thermal Considerations
Copper underneath the TinySwitch-II acts not only as a single
point ground, but also as a heatsink. The hatched areas
shown in Figure 17 should be maximized for good heat sinking
of TinySwitch-II and the same applies to the output diode.
EN/UV pin
If a line undervoltage detect resistor is used then the resistor
should be mounted as close as possible to the EN/UV pin to
For best performance, the area of the loop connecting the
secondary winding, the output diode and the output ?lter
capacitor, should be minimized. See Figure 17 for optimized
layout. In addition, suf ?cient copper area should be provided
at the anode and cathode terminals of the diode for adequate
heatsinking.
Input and Output Filter Capacitors
There are constrictions in the traces connected to the input
and output ?lter capacitors. These constrictions are present
for two reasons. The ?rst is to force all the high frequency
currents to ?ow through the capacitor (if the trace were wide
then it could ?ow around the capacitor). Secondly, the
Constrictions minimize the heat transferred from the TinySwitch-II
to the input ?lter capacitor and from the secondary diode to
the output ?lter capacitor. The common/return (the negative
output terminal in Figure 17) terminal of the output ?lter
capacitor should be connected with a short, low impedance
path to the secondary winding. In addition, the common/
return output connection should be taken directly from the
secondary winding pin and not from the Y-capacitor
connection point.
PC Board Cleaning
Power Integrations does not recommend the use of “no clean”
?ux.
For the most up-to-date information visit the PI website
at: www.powerint.com.
minimize noise pick up.
11
www.powerint.com
Rev. H 02/09
相关PDF资料
DAK-91 DESIGN ACCELERATOR KIT III SWTCH
DAL3W3P300G30LF CONN DSUB PLUG 3W3 T/H GOLD
DAL3W3S300G30LF CONN DSUB RCPT 3W3 T/H GOLD
DAL7W2P300G30LF CONN DSUB PLUG 7W2 T/H GOLD
DAL7W2P300G40LF CONN DSUB PLUG 7W2 T/H GOLD
DAL7W2P500G30LF CONN DSUB PLUG 7W2 T/H RA GOLD
DAL7W2S500G30LF CONN DSUB RCPT 7W2 T/H R/A GOLD
DAL7W2SA00LF DSUB POWER STB 7W2 SOCK
相关代理商/技术参数
DAK1575MS50T 制造商:TOKO 制造商全称:TOKO, Inc 功能描述:GPS DIELECTRIC PATCH ANTENNA
DAK159 制造商:Amphenol Corporation 功能描述:DAK159 - Bulk
DAK-15P 制造商:ITT Interconnect Solutions 功能描述:DAK-15P - Bulk
DAK15PF179 制造商:ITT 功能描述:DSUB 15 M WW2 G ZINC
DAK-15P-F179 制造商:ITT Interconnect Solutions 功能描述:DAK-15P-F179 - Bulk
DAK15PF179A 制造商:ITT 功能描述:DSUB 15 M SOD .154 MH WW ZINC
DAK15S 制造商:ITT 功能描述:DSUB 15 F SOD G ZINC 制造商:ITT Interconnect Solutions 功能描述:DSUB 15 F SOD G ZINC
DAK-15S 制造商:ITT Interconnect Solutions 功能描述:DAK-15S - Bulk